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Abstract—A battery charging circuit, which operates as a con-
stant power source, is proposed in this paper. By maintaining a
constant output power throughout the charging process, the cir-
cuit reduces the size of thermal installation which would normally
be required in the cases of constant-voltage or constant-current
charging. The proposed circuit takes the form of a half-bridge con-
verter with an additional small inductor and two extra diodes con-
nected in parallel to two dividing capacitors. Constant power de-
livery is achieved by the discontinuous-voltage-mode operation of
the two dividing capacitors, each of which is connected in parallel
with a diode. The circuit enjoys low voltage and current stresses,
and achieves soft switching with no extra components. When used
off-line, the converter maintains a high input power factor and a
low level of input current harmonic distortion that meets inter-
national regulations. All the above characteristics are determined
only by the values of the circuit parameters, the control mechanism
being noncritical. A 12 V 65 W prototype was built to demonstrate
the merits of this circuit.
Index Terms—Battery charger, power factor correction,
switching converters, zero-voltage-switching.
I. INTRODUCTION
BATTERY chargers are designed typically around twomodes of operation, namely, constant-voltage charging
and constant-current charging. The former utilizes a constant
voltage source and an equivalent series resistance to control the
amount of current that flows into the battery. As soon as the
battery voltage is raised to the voltage sources, the converter
must limit its current to prevent excessive dissipation. The
latter, moreover, keeps the charging current constant until
the battery voltage reaches a designated value [1]–[5]. For
both modes of charging, mandatory thermal design for the
power converter is required. Specifically, in constant-voltage
charging, the converter dissipates a large amount of thermal
power in the equivalent series resistance, mainly during the
initial charging phase. Since this highly dissipative charging
phase lasts only for a short duration of the entire charging
process, the heavy thermal design, though mandatory, is very
sparingly utilized. Moreover, in constant-current charging, the
converter delivers very high power when the charging process
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is near completion. Again the high-power charging period only
lasts for a short duration of time, the thermal design has a low
utilization. In other words, the thermal management for the
cases of constant-voltage and constant-current charging must
inevitably be over-designed for much of the charging time.
In this paper a circuit topology, which is based on a half-
bridge converter topology with an additional small inductor and
two diodes connected in parallel with two dividing capacitors, is
proposed for battery charging applications. The basic circuit, as
studied previously in Pong et al. [6] and Poon et al. [7], [8], has
an inherent power limiting characteristic. Moreover, inherent
power factor correction (PFC) or harmonic current reduction
can be achieved by operation in discontinuous-voltage mode,
as demonstrated in Tse [9]. In the proposed circuit, we com-
bine the merits of the above-mentioned topology and the dis-
continuous-voltage-mode operation, to achieve a very simple
design solution that requires minimal thermal installation for
battery charging applications. In addition to PFC, soft switching
and low voltage stress can be easily achieved with this circuit
topology.
II. OVERVIEW OF POWER LIMITING AND RESISTIVE INPUT
CHARACTERISTICS
Fig. 1 shows the schematic of the constant power converter
and some waveforms illustrating the circuit operation. The basic
configuration is a half-bridge converter with an additional small
inductor and two additional diodes connected in parallel to
the dividing capacitors and . The duty cycle is fixed and
kept at slightly less than 50% to avoid simultaneous conduction
of the two switches. A battery with voltage and equivalent
series resistance is connected at the output terminals.
The basic operational requirements of the proposed constant
power converter are that capacitors and work in the dis-
continuous-voltage mode for a given load current, and that the
peak voltage across the secondary winding of is higher than
the battery voltage to allow power flow to the battery. Diodes
and limit the voltages of capacitors and to 0 V
(actually V), ensuring that the voltage swing of each ca-
pacitor is clamped between the positive supply voltage and
0 V.
A main feature of the circuit operation is the discontin-
uous-voltage-mode operation of the dividing capacitors. When
MOSFET is on ( is off), capacitor is charged up and
capacitor is discharged. The transformer secondary delivers
current to the load during this time. As the voltage swing of
and is clamped by diodes and , the voltage at node
B will finally reach and be clamped at this value. Similarly,
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Fig. 1. Constant power converter for battery charging: (a) schematic and (b) waveforms showing basic operation.
the discharging of and charging of begin when is
turned on. In this case, the voltage at node B will fall to 0 V
and be clamped at this level. Likewise, current is delivered to
the output load during the discharging of and charging of
. While the detailed operation is left to Section IV, we can
immediately appreciate that the output power is limited by the
size of capacitors and . Provided that the on-period of
or is sufficiently long, capacitors and can be charged
and discharged fully within a cycle. Thus, the capacitors will
transfer their energy entirely to the output side, achieving
constant power delivery. Furthermore, the loss associated with
discharging and charging the dividing capacitors is partially
recovered and delivered to the load due to the presence of
an reactive elements which is placed in series with the
equivalent loading at the primary side of transformer .
For a preliminary analysis of the circuit operation, we may
assume that
a) the primary magnetizing inductance of transformer is
large enough to make the magnetizing current negligible;
b) the output inductance is large enough to maintain a
continuous-mode operation of its current.
Suppose that in each switching cycle, the dividing capacitors are
completely discharged of the energy stored during the charging
interval. Since the stored energy in is not delivered directly
to the load (rather recovered to the input), the power delivered
to the primary side of the transformer, denoted by , is given
by
(1)
where is the output current reflected at the primary winding
of transformer , and is the switching frequency. Neglecting
the voltage drop across the equivalent series resistance of the




where . If ,
the maximum output power can be approximated as
(4)
The validity of the above approximate formula is well justified
because is usually small. This is because the purpose of is
to assist soft switching of the MOSFET switches, and its value
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needs only be large enough to buffer the energy from the equiv-
alent drain-source stray capacitors.
To see the inherent power-factor-correction characteristic, we
simply note from (4) that the input impedance of the converter
is resistive and is given by . Hence, when used
with an AC mains input, the circuit naturally attains high input
power factor.
It should be noted that in order to ensure constant power op-
eration, the output current should be maintained at a level such
that the output power falls within the power limit. This puts a
limit on the ohmic drop across the connecting wire and the bat-
tery internal resistance, i.e.,
(5)
where is the equivalent resistance consisting of the
battery internal resistance and the connecting wire, and
. In practice, since is very small, the
criterion stated in (5) should be easily satisfied. Thus, this
topology is very suitable for the implementation of a constant
power charger.
III. AVERAGED CIRCUIT OPERATION IN A MAINS CYCLE
In the foregoing section, we have demonstrated the inherent
resistive input characteristic that can be exploited for power
factor correction. Here, we will consider the operation when
the input is connected to an AC mains. Referring to Fig. 2,
the operation can be described in terms of five stages, corre-
sponding to five sub-intervals of time during a mains half-cycle.
For brevity, we let be the input voltage, and be the
equivalent input capacitor which holds a minimum voltage
during a finite interval of time near the mains zero cross-over.
Note that if no extra input filter or bulk capacitor
is added.
• Stage 1: —The input voltage is lower
than , resulting in zero input current. Fig. 2(b) shows
the equivalent circuit during this stage.
• Stage 2: —The input voltage is higher than
, but the voltage reflected at the transformer secondary
is below . Fig. 2(c) shows the equivalent circuit. In this
stage, the input current starts to energize the series di-
viding capacitors.
• Stage 3: —This stage occurs for a short tran-
sient duration. Fig. 2(d) shows the corresponding equiv-
alent circuit. The input voltage produces a peak trans-
former secondary voltage higher than the battery voltage
. Power begins to flow to the output. However, the
output voltage is still too low to permit a discontinuous-
voltage-mode operation of the dividing capacitors.
• Stage 4: —This stage accounts for the
largest part of the mains half-cycle. The equivalent circuit
is shown in Fig. 2(e). In this stage, the converter runs into
constant power mode, and the input AC impedance be-
comes virtually resistive. The transformer primary voltage
swings between 0 V and , and capacitors and
operate in discontinuous-voltage mode.
• Stage 5: —In this brief transition stage, as
illustrated in Fig. 2(f), the input voltage falls too low to
maintain the constant power mode, and the input current
drops to zero at . The voltage across will stay at .
Having gone through the various stages in a mains half-cycle,
we now derive the formulas for , and relevant
input and output currents. First of all, can be found by
equating and , i.e.,
(6)
where is the peak input voltage, , and is
the mains frequency. Next, we can find by noting that during
stage 2, the voltage at the transformer secondary is equal to the
battery voltage , i.e.,
(7)
The input current during stage 2, denoted by , is given
by
(8)
We now consider stage 3. The output current, denoted by
, is given by (9) shown at the bottom of the page.
Since constant power operation starts to come to effect at the
end of stage 3, we can write
(10)
Furthermore, for , we have
(11)
We can therefore find numerically by putting (9) in (10).
To find , we consider the value of the input voltage at the
boundary of constant power mode as given in (5). Since the
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Fig. 2. (a) Waveforms showing different stages in a mains half-cycle, (b) equivalent averaged circuit for 0 < t <  , (c) equivalent averaged circuit for  <
t <  , (d) equivalent averaged circuit for  < t <  , (e) equivalent averaged circuit for  < t <  , and (f) equivalent averaged circuit for  < t <  .
for , and the corresponding input cur-
rent waveform during stage 4 is
(13)
Also, capacitor will hold up the input voltage and prevent
the voltage across the capacitor from following the input voltage
waveform. From (13), the input current can drop to zero before
is reached, provided that
(14)
Suppose the input current falls to zero at . It is
readily found that
(15)
However, in practice, and there is no large input
bulk capacitor, (15) therefore has no acceptable solution,
meaning that the input current cannot fall to zero before .
We can thus assume that at the input current takes a
nonzero value of . The input current waveform during stage
5 is then given by (16) shown at the bottom of the page, and
can be simply written as
(17)
Thus, can be numerically obtained from
(18)
Furthermore, the residue voltage can be approximated as
(19)
Finally, since and are small, only stage 4 is significant.
The averaged (maximum) input power, denoted by , can
be approximated by averaging the input power over the period
from to , giving
(20)
(16)
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Fig. 3. Topological sequence in a switching half-cycle for constant power mode ( < t <  ): (a) M on and power being delivered to load, (b) current




The foregoing describes the averaged circuit operation in var-
ious stages during a mains half-cycle and provides approximate
formulae for the time durations of these stages and the input
current waveform which can be used to predict the harmonic
contents of the input current. Calculations based on the above
formulas and experimental measurements will be compared in
a later section.
IV. CIRCUIT OPERATION IN A SWITCHING CYCLE
In this section, we study the detailed circuit operation in a
switching cycle, and attempt to highlight the salient charac-
teristics of the proposed converter. Taking advantage of the
symmetry of the converter, we need only to consider the half
switching cycle [10], [11], and in particular we focus on the
duration in which the circuit operates in constant power mode,
i.e., .
Fig. 3 shows the topological sequence in a switching half-
cycle. We begin with being turned on ( off), as illustrated
in Fig. 3(a). During this stage, capacitor discharges itself
and delivers current to the load. The voltage between the two
dividing capacitors falls gradually. This stage is the only power
delivering stage in the switching half-cycle. Since is small
and is negligible, the effective duty cycle can be written
as
(22)
which is valid as long as the circuit operates in constant power
mode, i.e., in the mains half-cycle. As capacitor
discharges, its voltage falls to 0 V. By action of the small
inductor, current forces its way through diode , as illustrated
in Fig. 3(b). The next step is to turn off . This causes the
drain-source capacitance of to be charged by the circulating
current, as shown in Fig. 3(c) (at the same time discharging that
of ), and soon the body diode of conducts, as shown in
Fig. 3(d). This creates a zero-voltage condition for to turn
on softly [12], [13]. The second half-cycle repeats with the roles
of and interchanged.
It is of interest to know the constraints, if any, on the choice
of component values and parameters in order for the circuit
to operate as described. Firstly, assuming that the zero-voltage
turn-on transient duration corresponding to the stages shown in
Fig. 3(c) and (d) is small, the averaged current flowing through
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Fig. 4. (a) Photo of the charger showing minimal thermal requirement, (b) output power, (c) output voltage and current versus charging time, and (d) efficiency
versus charging time.
for in the mains half-cycle. In fact, is the cur-
rent value at the instant when is turned off. Starting with this
value, the diode current resonates until a zero-voltage condition
is created for . Let the drain-source capacitance be and
, for and , respectively. Also, define by
(25)
which is the equivalent stray capacitance seen at node A (see
Fig. 1). Then, the duration of the resonating period, denoted by
, can be written as
(26)
which is valid for in the mains half-cycle. Further-
more, in order for to be charged up to (and to be
discharged to zero), the series inductor should satisfy
(27)
Moreover, we recall from Section II that should satisfy
(28)
TABLE I
CALCULATED AND MEASURED PARAMETER VALUES
in order for (4), hence (21), to be valid. Thus, combining (27)
and (28), we require that
(29)
which is easily satisfied in most practical cases.
Finally we consider the zero-voltage turn-on condition for the
MOSFETs. Basically, , and should be programmed to
turn on during a short duration of time in which the drain-source
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Fig. 5. (a) Theoretical input current and voltage waveforms, (b) measured input current and voltage waveforms, and (c) calculated and measured input harmonic
current contents.
voltage is near zero. Denoted by , the length of this brief
duration can be found as
(30)
which is valid as long as the constant power mode is maintained,
i.e., in the mains half-cycle.
V. EXPERIMENTAL VERIFICATION
A 65 W constant power charger for a 12 V 35 Ah lead-acid
battery was built to verify the proposed design. Assuming a
90% efficiency, the input power needed is 72 W. The basic
circuit parameters are chosen as follows: kHz,
, and F (extra input filtering capac-
itor). From (21), is found as 13.58 nF, from which we have
pF. The minimum series ZVS inductance,
, is found from (27) as 21 H. In the experiment, a 20 H
is used. Other crucial components are chosen as follows:
diodes and are MBR20100, MOSFETs , and
are STPS6NB50, and transformer core is EET30 NC2H.
Furthermore, since constant power charging is employed,
the charging control is as simple as lowering the power level
through the pulse-width modulator once the output voltage has
reached the required level.
Table I compares the calculated and measured values of some
critical parameters, and Fig. 4 shows a photo of the prototype
and some measured results. As shown in Fig. 4(b), the output
power remains almost constant for virtually the whole charging
period. The power starts to drop at the fifth hour when the
battery is fully charged and has reached the clamped voltage of
the converter. The converter then further reduces the power by
a pulse-width-modulation mechanism. The measured battery
voltage is 12 V, and the series equivalent resistance is
0.03 . The measured efficiency of the charger reaches 87%,
taking into account the loss of an input EMI filter which is
needed to suppress the conductive noise to below the class B
level.
As shown in Fig. 5(a) and (b), the theoretical and measured
waveforms of input voltage and current match quite well. In fact,
we have observed that the measured waveform of the input in
Fig. 5(b) is even more desirable compared to what has been pre-
dicted in Fig. 5(a). The difference is due to the deviation of
and , as a result of the presence of magnetizing inductance of
the transformer which causes voltage swing at the center point
of the dividing capacitors, giving a higher peak voltage at the
secondary of the transformer and an enlarged duration of power
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transfer to the battery. Finally, the input harmonic current con-
tents have been found to meet regulatory requirements, as shown
in Fig. 5(c).
VI. CONCLUSION
A constant power charger with inherent soft switching and
power factor correction has been presented. By virtue of the
constant charging power, there is no need to install substantial
thermal management to address the dissipation problem which
may occur only for a short portion of the whole charging process
as in the cases of constant voltage and constant current chargers.
This advantage will become significant for high-power charging
applications. As zero-voltage-switching and power factor cor-
rection are achieved inherently with no extra control circuits, the
proposed circuit is very suitable for implementation of low-cost
high-performance battery chargers.
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